Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (1) , 102-113
- https://doi.org/10.1109/43.184847
Abstract
The standard multivariate techniques of hypothesis testing and discrimination analysis have been applied to detect and classify faults in a variety of linear IC designs. These techniques are potentially useful for tracking IC failures during processing or for assessing failure mechanisms of ICs once the circuits are in field use. The results indicate that the statistical methods investigated potentially yield low detection and classification error ratesKeywords
This publication has 5 references indexed in Scilit:
- Linear microcircuit fault modeling and detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS fault extractor for inductive fault analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- VLASIC: A Catastrophic Fault Yield Simulator for Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- VLSI Yield Prediction and Estimation: A Unified FrameworkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Fault diagnosis of analog circuitsProceedings of the IEEE, 1985