A CMOS fault extractor for inductive fault analysis
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (11) , 1181-1194
- https://doi.org/10.1109/43.9188
Abstract
The inductive fault analysis (IFA) method is presented and a description is given of the CMOS fault extraction program FXT. The IFA philosophy is to consider the causes of faults (manufacturing defects) and then simulate these causes to find the faults that are likely to occur in a circuit. FXT automates IFA for a CMOS technology by generating a list of faults that are likely to occur in a CMOS circuit. The realistic faults generated by FXT are used to evaluate fault models, find the realistic fault coverage of test sets, and guide future testing research. How well various fault models characterize the realistic faults can be quantitatively measured because FXT's fault list includes the relative likelihood of occurrence (weight) of each extracted fault. The value of IFA and FXT is demonstrated by the analysis of five commercial CMOS circuits. This analysis shows that the traditional SSA fault model characterizes fewer than half of the faults extracted by FXT; graph-theoretic techniques provide little improvement in the percentage of realistic faults modeledKeywords
This publication has 20 references indexed in Scilit:
- Extraction and simulation of realistic CMOS faults using inductive fault analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiple stuck-open fault detection in CMOS logic circuitsIEEE Transactions on Computers, 1988
- Optimal layout to avoid CMOS stuck-open faultsPublished by Association for Computing Machinery (ACM) ,1987
- Designing CMOS Circuits for Switch-Level TestabilityIEEE Design & Test of Computers, 1987
- VLSI Yield Prediction and Estimation: A Unified FrameworkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Modeling of defects in integrated circuit photolithographic patternsIBM Journal of Research and Development, 1984
- Fault Diagnosis of MOS Combinational NetworksIEEE Transactions on Computers, 1982
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974