The FPGA implementation of the RC6 and CAST-256 encryption algorithms
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1 (08407789) , 367-372
- https://doi.org/10.1109/ccece.1999.807226
Abstract
The National Institute of Standards and Technology (NIST) in the U.S. has initiated a process to develop an Advanced Encryption Standard (AES) specifying a private-key encryption algorithm based on a 128-bit block size as a replacement for the Data Encryption Standard (DES). We investigate the efficiency of two AES candidates, RC6 and CAST-256, from the hardware implementation perspective with field programmable gate arrays (FPGAs) as the target technology. Our analysis and synthesis studies of the ciphers suggest that it would be desirable for FPGA implementations to have a simpler cipher design that makes use of simpler operations that not only possess good cryptographic properties, but also make the overall cipher design efficient from the hardware implementation perspective.Keywords
This publication has 6 references indexed in Scilit:
- The CAST-256 Encryption AlgorithmPublished by RFC Editor ,1999
- Constructing Symmetric Ciphers Using the CAST Design ProcedureDesigns, Codes and Cryptography, 1997
- The RC5 encryption algorithmPublished by Springer Nature ,1995
- Variants of an improved carry look-ahead adderIEEE Transactions on Computers, 1988
- Some cryptographic techniques for machine-to-machine data communicationsProceedings of the IEEE, 1975
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964