Applying an XC6200 to real-time image processing
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 15 (1) , 30-38
- https://doi.org/10.1109/54.655180
Abstract
This article presents a novel FPGA implementation of a two dimensional (8x8) point Discrete Cosine Transform. It is shown how the development of a suitable architectural style can produce high quality circuit designs for a specific technology, in this case the Xilinx XC6200 series of FPGA. Distributed arithmetic and exploitation of parallelism and pipelining are used to produce a DCT implementation on a single FPGA that operates at 25 frames per second with VGA resolution which is the equivalent of 2 Billion Multiplications or additions per second.Keywords
This publication has 7 references indexed in Scilit:
- Practical fast 1-D DCT algorithms with 11 multiplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI implementation of a 16*16 DCTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architectural strategies for implementing an image processing algorithm on XC6000 FPGAPublished by Springer Nature ,1996
- On the realization of discrete cosine transform using the distributed arithmeticIEEE Transactions on Circuits and Systems I: Regular Papers, 1992
- New fast recursive algorithms for the computation of discrete cosine and sine transformsIEEE Transactions on Signal Processing, 1992
- A fast recursive algorithm for computing the discrete cosine transformIEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
- A new algorithm to compute the discrete cosine TransformIEEE Transactions on Acoustics, Speech, and Signal Processing, 1984