Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis
- 29 May 2000
- journal article
- Published by ASME International in Journal of Electronic Packaging
- Vol. 122 (4) , 311-316
- https://doi.org/10.1115/1.1289769
Abstract
A novel and reliable wafer level chip scale package (WLCSP) is investigated in this paper. It consists of a copper conductor layer and two low cost dielectric layers. The bump geometry consists of the eutectic solder, the copper core, and the under bump metallurgy. Nonlinear time-temperature-dependent finite element analyses are performed to determine the shear stress, shear creep strain, shear stress and shear creep strain hysteresis loops, and creep strain energy density of the corner solder joint. The thermal-fatigue life of the corner solder joint is then predicted by the averaged creep strain energy density range per cycle and a linear fatigue crack growth rate theory. The WLCSP solder bumps are also subjected to shear test. Finally, the WLCSP solder joints are subjected to both mechanical shear and thermal cycling tests. [S1043-7398(00)01004-5]Keywords
This publication has 8 references indexed in Scilit:
- The necessity of reexamining previous life prediction analyses of solder joints in electronic packagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Novel fast cure and reworkable underfill materialsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel chip replacement method for encapsulated flip chip bondingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The evaluation of fast-flow, fast-cure underfills for flip chip on organic substratesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High performance underfills development - materials, processes, and reliabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Advanced encapsulation processing for low cost electronics assembly-a cost analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effect of simulation methodology on solder joint crack growth correlationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Thermal Stress and Strain in Microelectronics PackagingPublished by Springer Nature ,1993