A 17 × 69 bit multiply and add unit with redundant binary feedback and single cycle latency
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Accurate and monotone approximations of some transcendental functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SPIM: a pipelined 64*64-bit iterative multiplierIEEE Journal of Solid-State Circuits, 1989
- Fast multiply and divide for a VLSI floating-point unitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- Signed-Digit Numbe Representations for Fast Parallel ArithmeticIEEE Transactions on Electronic Computers, 1961