Architecture synthesis of high-performance application-specific processors

This publication has 11 references indexed in Scilit:

• Organization Of Array Data For Concurrent Memory Access
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• The White Dwarf: a high-performance application-specific processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Automatic synthesis of a multi-bus architecture for DSP
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Architecture synthesis of high-performance application-specific processors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Force-directed scheduling for the behavioral synthesis of ASICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• A global resource-constrained parallelization technique
  Published by Association for Computing Machinery (ACM) ,1989
• A VLIW architecture for a trace scheduling compiler
  IEEE Transactions on Computers, 1988
• Adaptive mesh refinement in the finite element computation of magnetic fields
  IEEE Transactions on Magnetics, 1985
• Interpolated finite impulse response filters
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1984
• Very Long Instruction Word architectures and the ELI-512
  Published by Association for Computing Machinery (ACM) ,1983