High-level synthesis with pin constraints for multiple-chip designs

This publication has 5 references indexed in Scilit:

• High-level synthesis and optimization strategies in Hercules and Hebe
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Scheduling for functional pipelining and loop winding
  Published by Association for Computing Machinery (ACM) ,1991
• Force-directed scheduling for the behavioral synthesis of ASICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Sehwa: a software package for synthesis of pipelines from behavioral specifications
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• On supercomputing with systolic/wavefront array processors
  Proceedings of the IEEE, 1984