VLSI architecture for dynamic time-warp recognition of handwritten symbols
- 1 June 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Acoustics, Speech, and Signal Processing
- Vol. 34 (3) , 603-613
- https://doi.org/10.1109/tassp.1986.1164836
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Algorithm partition and parallel recognition of general context-free languages using fixed-size VLSI architecturePattern Recognition, 1986
- Algorithm partition for a fixed-size VLSI architecture using space-time domain expansionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Space-Time Domain Expansion Approach to VLSI and Its Application to Hierarchical Scene MatchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Parallel Parsing Algorithms and VLSI Implementations for Syntactic Pattern RecognitionIEEE Transactions on Pattern Analysis and Machine Intelligence, 1984
- Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing ArrayIEEE Transactions on Computers, 1983
- A level building dynamic time warping algorithm for connected word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- A Dynamic Programming Algorithm for the Distance Between Two Finite AreasPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Considerations in dynamic time warping algorithms for discrete word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1978
- Dynamic programming algorithm optimization for spoken word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1978