Two-dimensional analysis of latch-up phenomena in latch-up-free self-aligned IGBT structures
- 31 May 1990
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 33 (5) , 497-501
- https://doi.org/10.1016/0038-1101(90)90233-5
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Static and dynamic latchup in the LIGBTIEEE Transactions on Electron Devices, 1988
- Direct evidence supporting the premises of a two-dimensional diode model for the parasitic thyristor in CMOS circuits built on thin epiIEEE Electron Device Letters, 1988
- An analytical model for the power bipolar-MOS transistorSolid-State Electronics, 1986
- Enhanced spin-lattice relaxation near the metal-insulator transitionSolid-State Electronics, 1985
- Switching speed enhancement in insulated gate transistors by electron irradiationIEEE Transactions on Electron Devices, 1984
- Suppressing latchup in insulated gate transistorsIEEE Electron Device Letters, 1984
- The insulated gate transistor: A new three-terminal MOS-controlled bipolar power deviceIEEE Transactions on Electron Devices, 1984
- The COMFET—A new high conductance MOS-gated deviceIEEE Electron Device Letters, 1983
- One-dimensional calculation of thyristor forward voltages and holding currentsSolid-State Electronics, 1976
- Forward characteristics of thyristors in the fired stateSolid-State Electronics, 1966