Reliability enhancement by time and space redundancy in multistage interconnection networks
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Reliability
- Vol. 40 (4) , 461-473
- https://doi.org/10.1109/24.93768
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- A Survey and Comparision of Fault-Tolerant Multistage Interconnection NetworksComputer, 1987
- Augmented Shuffle-Exchange Multistage Interconnection NetworksComputer, 1987
- Design and analysis of fault-tolerant multistage interconnection networks with low link complexityACM SIGARCH Computer Architecture News, 1985
- A fault-tolerant scheme for multistage interconnection networksACM SIGARCH Computer Architecture News, 1985
- A Class of Redundant Path Multistage Interconnection NetworksIEEE Transactions on Computers, 1983
- Concurrent error detection in VLSI interconnection networksPublished by Association for Computing Machinery (ACM) ,1983
- Routing Schemes for the Augmented Data Manipulator Network in an MIMD SystemIEEE Transactions on Computers, 1982
- The Extra Stage Cube: A Fault-Tolerant Interconnection Network for SupersystemsIEEE Transactions on Computers, 1982
- Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator networkACM SIGARCH Computer Architecture News, 1982
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981