Real-time configuration code decompression for dynamic FPGA self-reconfiguration
- 10 June 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Configuration compression for the Xilinx XC6200 FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient decoding of compressed dataJournal of the American Society for Information Science, 1995
- Data compression via textual substitutionJournal of the ACM, 1982
- A universal algorithm for sequential data compressionIEEE Transactions on Information Theory, 1977
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952
- A Mathematical Theory of CommunicationBell System Technical Journal, 1948