A high-speed MAP architecture with optimized memory size and power consumption
- 8 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 265-274
- https://doi.org/10.1109/sips.2000.886725
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- A Viterbi algorithm with soft-decision outputs and its applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Map channel decoding: Algorithm and VLSI architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Custom Memory Management MethodologyPublished by Springer Nature ,1998
- Optimal and sub‐optimal maximum a posteriori algorithms suitable for turbo decodingEuropean Transactions on Telecommunications, 1997
- Optimal decoding of linear codes for minimizing symbol error rate (Corresp.)IEEE Transactions on Information Theory, 1974
- The viterbi algorithmProceedings of the IEEE, 1973