Application of a two-layer planarization process to VLSI intermetal dielectric and trench isolation processes
- 1 November 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 1 (4) , 140-146
- https://doi.org/10.1109/66.17987
Abstract
The application of a novel planarization process using a sacrificial fill layer of photoresist is presented. The process is shown to solve the planarization problems encountered in both intermetal dielectric for a 1.2 mu m 256 K SRAM technology and trench isolation for a0.8- mu m 1M SRAM technology. The process is a simple extension of the standard dielectric etch-back scheme. A discussion of how to precisely quantify circuit planarization using well-known techniques is also presented. This information can then be adapted for statistical quality control purposes.Keywords
This publication has 8 references indexed in Scilit:
- Planarization of Substrate Topography by Spin CoatingJournal of the Electrochemical Society, 1987
- A new isolation method with boron-implanted sidewalls for controlling narrow-width effectIEEE Transactions on Electron Devices, 1987
- A practical trench isolation technology with a novel planarization processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Novel device structures by selective epitaxial growth (SEG)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Two‐Layer Planarization ProcessJournal of the Electrochemical Society, 1986
- A new trench isolation technology as a replacement of LOCOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Deep trench isolated CMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Planarization of Phosphorus‐Doped Silicon DioxideJournal of the Electrochemical Society, 1981