Bit-Level systolic architectures for high performance IIR filtering

This publication has 14 references indexed in Scilit:

• Bit-level systolic arrays for IIR filtering
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Systolic building block for high performance recursive filtering
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Systolic IIR filters with bit level pipelining
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Application-specific CAD of VLSI second-order sections
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
• Concurrent cellular VLSI adaptive filter architectures
  IEEE Transactions on Circuits and Systems, 1987
• Some Systolic Array Developments in the United Kingdom
  Computer, 1987
• High-speed recursive digital filter realization
  Circuits, Systems, and Signal Processing, 1984
• Fault-Tolerant VLSI Systolic Arrays and Two-Level Pipelining
  Published by SPIE-Intl Soc Optical Eng ,1983
• An approach to the implementation of digital filters
  IEEE Transactions on Audio and Electroacoustics, 1968
• Signed-Digit Numbe Representations for Fast Parallel Arithmetic
  IEEE Transactions on Electronic Computers, 1961