Use of AuSn solder bumps in three-dimensional passive aligned packaging of LD/PD arrays on Si optical benches
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Self-aligned Assembly Technology For Optical Devices Using AuSn Solder Bumps Flip-chip BondingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Self aligned, flip chip assembly of photonic devices with electrical and optical connectionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optical device module packages for subscriber incorporating passive alignment techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low cost, high performance optical interconnectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optical couplingof laser diode array to singlemode-fibre arraywith heat-treated hemispherical microlensElectronics Letters, 1995
- Anisotropic etching of siliconIEEE Transactions on Electron Devices, 1978