Behavioral synthesis for hierarchical testability of controller/data path circuits with conditional branches
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Most existing behavioral synthesis systems put emphasis on optimizing area and performance. Only recently has some research been done to consider testability during behavioral synthesis. In our previous work, we integrated hierarchical testability with behavioral synthesis of simple digital data path circuits to synthesize highly testable circuits (S. Bhatia and N.K. Jha, 1994). In the current work, we consider the testability of complete controller and data path during behavioral synthesis. The methods presented can easily handle large and complex behavioral descriptions with loops, conditionals, and allow different scheduling constructs, such as pipelining, multicycling, and chaining. The test set for the combined controller/data path is generated during synthesis in a very short time and near 100% fault coverage is obtained for almost all the synthesized circuits at practically zero overheads.Keywords
This publication has 14 references indexed in Scilit:
- ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Incorporating testability considerations in high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A scheduling algorithm for conditional resource sharingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for synchronous sequential circuits using multiple observation timesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A linear program driven scheduling and allocation method followed by an interconnect optimization algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential test generation and synthesis for testability at the register-transfer and logic levelsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Behavioral synthesis of highly testable data paths under the non-scan and partial scan environmentsPublished by Association for Computing Machinery (ACM) ,1993
- Test generation for data-path logic: the F-path methodIEEE Journal of Solid-State Circuits, 1988
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988