Packaging alternatives to large silicon chips: tiled silicon on MCM and PWB substrates

This publication has 4 references indexed in Scilit:

• Performance, wireability, and cooling tradeoffs for planar and 3-D packaging architectures
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1995
• The Fundamental Limits for Electronic Packaging and Systems
  IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
• Equations for Estimating Wire Length in Various Types of 2-D and 3-D System Packaging Structures
  IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
• Placement and average interconnection lengths of computer logic
  IEEE Transactions on Circuits and Systems, 1979