Testing interconnections to static RAMs
- 1 June 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 8 (2) , 63-71
- https://doi.org/10.1109/54.82039
Abstract
A method for testing the interconnections of ordinary static RAMs with a processor that has a boundary-scan register and an IEEE 1149.1 test-access port is described. The method uses an enhanced boundary-scan-register design that manipulates the test-access-port controller states to meet the static RAM's timing constraints. The implementation is more economical than a boundary-scan register that strictly conforms to IEEE 1149.1. Test operation is more efficient, requiring a third of the number of scan operations. A test-pattern set and a method for detecting and diagnosing the interconnection faults on RAMs are also described. The test-pattern set can be enhanced as necessary to increase coverage and diagnosing ability and to handle any RAM configuration. The implementation of the proposed boundary-scan register is independent of the test algorithm used. It is believed that the methodology is extendable to RAMs that use an access protocol different from the one described, for example dynamic RAMs and synchronous RAMs.Keywords
This publication has 3 references indexed in Scilit:
- A new framework for analyzing test generation and diagnosis algorithms for wiring interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing and diagnosis of interconnects using boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing for Faults in Wiring NetworksIEEE Transactions on Computers, 1974