A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (6) , 1324-1333
- https://doi.org/10.1109/4.90028
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- A cyclic A/D converter that does not require ratio-matched componentsIEEE Journal of Solid-State Circuits, 1988
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987
- Reference refreshing cyclic analog-to-digital and digital-to-analog convertersIEEE Journal of Solid-State Circuits, 1986
- High-accuracy pipeline A/D convertor configurationElectronics Letters, 1985
- A ratio-independent algorithmic analog-to-digital conversion techniqueIEEE Journal of Solid-State Circuits, 1984
- Full-speed testing of A/D convertersIEEE Journal of Solid-State Circuits, 1984
- An 8b 50ns monolithic A/D converter with internal S/HPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Response of a correlated double sampling circuit to 1/f noise [generated in CCD arrays]IEEE Journal of Solid-State Circuits, 1980
- Charge circuits for analog LSIIEEE Transactions on Circuits and Systems, 1978
- Characterization of surface channel CCD image arrays at low light levelsIEEE Journal of Solid-State Circuits, 1974