Bug identification of a real chip design by symbolic model checking
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 132-136
- https://doi.org/10.1109/edtc.1994.326886
Abstract
We show how we have successfully identified the bug of a real chip by using formal verification techniques. Since excessive number of simulation cycles are necessary to debug the chip design, formal verification techniques, specifically CTL symbolic model checking, were adopted to identify the bug. We demonstrate several approaches including abstraction, which make it possible to apply symbolic model checking methods. The methods and ideas reported here are general enough for diagnosing other real chips.<>Keywords
This publication has 3 references indexed in Scilit:
- Automating the diagnosis and the rectification of design errors with PRIAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Protocol verification as a hardware design aidPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Temporal logic can be more expressivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981