Simulation of spatial fault distributions for integrated circuit yield estimations
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (12) , 1314-1318
- https://doi.org/10.1109/43.44511
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Fault-simulation programs for integrated-circuit yield estimationsIBM Journal of Research and Development, 1989
- Fault-tolerant array processors using single-track switchesIEEE Transactions on Computers, 1989
- Block Alignment: A Method for Increasing the Yield of Memory Chips That are Partially GoodPublished by Springer Nature ,1989
- Critical area and critical levels calculation in IC yield modelingIEEE Transactions on Electron Devices, 1988
- Realistic Yield Simulation for VLSIC Structural FailuresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- On yield, fault distributions, and clustering of particlesIBM Journal of Research and Development, 1986
- Holographic Optical Processing For Submicrometer Defect DetectionOptical Engineering, 1985
- Introducing dependency into IC yield modelsSolid-State Electronics, 1985
- Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good ProductIBM Journal of Research and Development, 1980
- Defect analysis and yield degradation of integrated circuitsIEEE Journal of Solid-State Circuits, 1974