Deep depleted SOI MOSFETs with back potential control: A numerical simulation
- 31 October 1985
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 28 (10) , 1031-1037
- https://doi.org/10.1016/0038-1101(85)90035-8
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Subthreshold conduction in silicon-on-sapphire transistorsIEEE Transactions on Electron Devices, 1981
- Theory of the fully depleted SOS/MOS transistorSolid-State Electronics, 1980
- Simple method for evaluating electronic properties at silicon—sapphire interfaceElectronics Letters, 1980
- Effect of silicon film thickness on threshold voltage of SOS-MOSFETsSolid-State Electronics, 1979
- A 2-µm silicon-gate C-MOS/SOS technologyIEEE Transactions on Electron Devices, 1978
- Fabrication and properties of ESFI-SOS-MOST's suitable for both low-voltage and low-power circuitsIEEE Transactions on Electron Devices, 1978
- 40-MHz CMOS-on-sapphire microprocessorIEEE Transactions on Electron Devices, 1978
- Electron mobility in SOS filmsIEEE Transactions on Electron Devices, 1978
- Threshold voltage model of ESFI-SOS-MOS transistorsIEEE Transactions on Electron Devices, 1978
- Analysis of double-gate thin-film transistorIEEE Transactions on Electron Devices, 1967