Why AI + ILP Is Good for WCET, but MC Is Not, Nor ILP Alone

This publication has 19 references indexed in Scilit:

• Cache modeling for real-time software: beyond direct mapped instruction caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient microarchitecture modeling and path analysis for real-time software
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Integrating the timing analysis of pipelining and instruction caching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Performance estimation of embedded software with instruction cache modeling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Pipeline Modeling for Timing Analysis
  Published by Springer Nature ,2002
• Bytecode Model Checking: An Experimental Analysis
  Published by Springer Nature ,2002
• Reliable and Precise WCET Determination for a Real-Life Processor
  Published by Springer Nature ,2001
• Cache behavior prediction by abstract interpretation
  Science of Computer Programming, 1999
• Analysis of loops
  Published by Springer Nature ,1998
• Cache behavior prediction by abstract interpretation
  Published by Springer Nature ,1996