A 160-MHz fourth-order double-sampled SC bandpass sigma-delta modulator

This publication has 11 references indexed in Scilit:

• 10.7 MHz bandpass delta-sigma A/D modulators
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A novel double sampling technique for delta-sigma modulators
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Double sampling in switched-capacitor delta-sigma A/D converters
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 40 MHz IF fourth-order double-sampled SC bandpass ΣΔ modulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz
  IEEE Journal of Solid-State Circuits, 1997
• Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization
  Proceedings of the IEEE, 1996
• A second-order double-sampled delta-sigma modulator using additive-error switching
  IEEE Journal of Solid-State Circuits, 1996
• A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology
  IEEE Journal of Solid-State Circuits, 1995
• A 15 b 30 kHz bandpass sigma-delta modulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters
  IEEE Transactions on Circuits and Systems, 1981