The ultimate RISC
- 1 June 1988
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 16 (3) , 48-55
- https://doi.org/10.1145/48675.48683
Abstract
Reduced instruction set computer (RISC) architectures have attracted considerable interest during the past decade. The ultimate RISC architecture presented here is an extreme yet simple illustration of such an architecture. It has only one instruction, move memory to memory, yet it is useful.Keywords
This publication has 5 references indexed in Scilit:
- Reduced instruction set computersCommunications of the ACM, 1985
- Systematic protection mechanism designPublished by Association for Computing Machinery (ACM) ,1982
- The 801 minicomputerPublished by Association for Computing Machinery (ACM) ,1982
- An overview of the mesa processor architecturePublished by Association for Computing Machinery (ACM) ,1982
- Hardware/software tradeoffs for increased performancePublished by Association for Computing Machinery (ACM) ,1982