The integration of logic synthesis and high-level synthesis
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The relationship between high-level synthesis and logic synthesis is investigated and the factors that influence the interface between them are discussed. It is contended that there must be close integration of the two synthesis processes if automatic synthesis of efficient designs from behavioral specifications is to be useful. Results from several experiments that show some basic tradeoffs are given.Keywords
This publication has 8 references indexed in Scilit:
- Synthesis from VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HERCULES-a system for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Experiments in logic optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptionsPublished by Association for Computing Machinery (ACM) ,1986
- A Rule-Based System for Optimizing Combinational LogicIEEE Design & Test of Computers, 1985
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974