Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip
- 1 January 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10639667,p. 103-110
- https://doi.org/10.1109/vlsi.2008.33
Abstract
Worst-case execution time (WCET) analysis and, in general, the predictability of real-time applications implemented on multiprocessor systems has been addressed only in very restrictive and particular contexts. One important aspect that makes the analysis difficult is the estimation of the system's communication behavior. The traffic on the bus does not solely originate from data transfers due to data dependencies between tasks, but is also affected by memory transfers as result of cache misses. As opposed to the analysis performed for a single processor system, where the cache miss penalty is constant, in a multiprocessor system each cache miss has a variable penalty, depending on the bus contention. This affects the tasks' WCET which, however, is needed in order to perform system scheduling. At the same time, the WCET depends on the system schedule due to the bus interference. In this context, we propose, for the first time, an approach to worst-case execution time analysis and system scheduling for real-time applications implemented on multiprocessor SoC architectures.Keywords
This publication has 17 references indexed in Scilit:
- Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time TasksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Integrated analysis of communicating tasks in MPSoCsPublished by Association for Computing Machinery (ACM) ,2006
- Worst case timing analysis of input dependent data cache behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Design for Timing PredictabilityReal-Time Systems, 2004
- Analysis and optimization of distributed real-time embedded systemsACM Transactions on Design Automation of Electronic Systems, 2004
- Fast exploration of bus-based on-chip communication architecturesPublished by Association for Computing Machinery (ACM) ,2004
- Overview of bus-based system-on-chip interconnectionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Guest Editorial: A Review of Worst-Case Execution-Time AnalysisReal-Time Systems, 2000
- An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic ExecutionReal-Time Systems, 1999