A 4Mb DRAM with double-buffer static-column architecture
- 23 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 4Mb CMOS DRAM organized 1Mb×4, measuring 6.35mm × 12.3mm, and operating at a typical row access time of 65ns, will be described. The design utilizes a double buffer architecture to achieve a static column access time of 25ns. Half Vdd-folded bit-lines are used with a substrate plate trench storage structure resulting in a cell size of 10.5μm2.Keywords
This publication has 2 references indexed in Scilit:
- A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM'sIEEE Journal of Solid-State Circuits, 1986
- Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMsIEEE Journal of Solid-State Circuits, 1984