A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's

This publication has 12 references indexed in Scilit:

• Plate-noise analysis of an on-chip generated half-VDD biased-plate PMOS cell in CMOS DRAMs
  IEEE Journal of Solid-State Circuits, 1985
• A self-aligned 1-µm-channel CMOS technology with retrograde n-well and thin epitaxy
  IEEE Transactions on Electron Devices, 1985
• A trench transistor cross-point DRAM cell
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• Submicron CMOS technologies for four mega bit dynamic RAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• Fundamental limitations on DRAM storage capacitors
  IEEE Circuits and Devices Magazine, 1985
• Accuracy of an effective channel length/External resistance extraction algorithm for MOSFET's
  IEEE Transactions on Electron Devices, 1984
• Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMs
  IEEE Journal of Solid-State Circuits, 1984
• An experimental 1Mb DRAM with on-chip voltage limiter
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Depletion trench capacitor technology for megabit level MOS dRAM
  IEEE Electron Device Letters, 1983
• A corrugated capacitor cell (CCC) for megabit dynamic MOS memories
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982