Jitter due to signal history in digital logic circuits and its control strategies
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 3 references indexed in Scilit:
- Inserting active delay elements to achieve wave pipeliningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pulse-width degradation in digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Maximum-rate pipeline systemsPublished by Association for Computing Machinery (ACM) ,1969