Trapped hole enhanced stress induced leakage currents in NAND EEPROM tunnel oxides
- 1 January 1996
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The stress induced tunnel oxide leakage current occurring in NAND EEPROM memory cells after a large number of WRITE/ERASE (W/E) cycles has been investigated for different W/E pulses. A model for the stress induced leakage current is proposed in which the presence of both holes and neutral oxide traps are a necessary condition for the stress induced leakage current to occur.Keywords
This publication has 4 references indexed in Scilit:
- Correlation of stress-induced leakage current in thin oxides with trap generation inside the oxidesIEEE Transactions on Electron Devices, 1993
- A NAND structured cell with a new programming technology for highly reliable 5 V-only flash EEPROMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- SiO2-induced substrate current and its relation to positive charge in field-effect transistorsJournal of Applied Physics, 1986
- MOSFET degradation due to stressing of thin oxideIEEE Transactions on Electron Devices, 1984