Evaluating The Performance Of Four Snooping Cache Coherency Protocols
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Write-invalidate and write-broadcast coherency protocols have been criticized for being unable to achieve good bus performance across all cache configurations. In particular, write-invalidate performance can suffer as block size increases; and large cache sizes will hurt write-broadcast. Read-broadcast and competitive snooping extensions to the protocols have been proposed to solve each problem. Our results indicate that the benefits of the extensions are limited. Read-broadcast reduces the number of invalidation misses, but at a high cost in processor lockout from the cache. The net effect can be an increase in total execution cycles. Competitive snooping benefits only those programs with high per-processor locality Of reference to shared data. For programs characterized by inter-processor contention for shared addresses, competi- tive snooping can degrade performance by causing a slight increase in bus utilization and total execution time.Keywords
This publication has 15 references indexed in Scilit:
- A characterization of sharing in parallel programs and its application to coherency protocol evaluationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Wisconsin Multicube: a new large-scale cache-coherent multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The effect of sharing on the cache and bus performance of parallel programsPublished by Association for Computing Machinery (ACM) ,1989
- Competitive snoopy cachingAlgorithmica, 1988
- Topological Optimization of Multiple-Level Array LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Logic verification algorithms and their parallel implementationPublished by Association for Computing Machinery (ACM) ,1987
- Competitive snoopy cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- Implementing a cache consistency protocolACM SIGARCH Computer Architecture News, 1985
- Reduced instruction set computersCommunications of the ACM, 1985