Analysis and simulation of substrate coupling in integrated circuits

Abstract
A technique is presented which allows efficient calculation of substrate‐coupling macromodels in integrated circuits. the technique can be used to calculate node‐to‐node resistances or impedances in substrate models. Examples of the technique applied to several test structures are presented.

This publication has 5 references indexed in Scilit: