Multilevel logic synthesis based on functional decision diagrams

This publication has 12 references indexed in Scilit:

• Multi-level logic optimization using binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An improved algorithm for the minimization of mixed polarity Reed-Muller representations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Multilevel logic synthesis
  Proceedings of the IEEE, 1990
• On the complexity of mod-2l sum PLA's
  IEEE Transactions on Computers, 1990
• Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency
  IEEE Journal of Solid-State Circuits, 1990
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Minimisation of Reed-Muller polynomials with fixed polarity
  IEE Proceedings E Computers and Digital Techniques, 1984
• Easily Testable Realizations ror Logic Functions
  IEEE Transactions on Computers, 1972
• Adaptive-logic trees for use in multilevel-circuit design
  Electronics Letters, 1969
• A class of multiple-error-correcting codes and the decoding scheme
  Transactions of the IRE Professional Group on Information Theory, 1954