Driving source-line (DSL) cell architecture for sub-1-V high-speed low-power applications
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A novel SRAM cell architecture for sub-1-V high-speed operation is proposed without using either low-V/sub th/ MOSFETs or modifying the cell layout pattern. A source-line connected to the source terminals of driver MOSFETs is controlled to be negative and floating in the read- and write-cycles, respectively. The cell-access time is reduced to 1/4-1/2 at a supply voltage of 0.5-1.0 V. Limiting the bit-line swing reduced the writing power needed to charge the bit-lines to 1/10, and it realizes a faster write-recovery. The feasibility of low-power 100 MHz operation over a wide range of supply voltages is demonstrated.Keywords
This publication has 4 references indexed in Scilit:
- A novel Silicon-On-Insulator (SOI) MOSFET for ultra low voltage operationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power design of memory intensive functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A 1 V operating 256-Kbit full CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990