Multi-level logic optimization by redundancy addition and removal
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 373-377
- https://doi.org/10.1109/edac.1993.386447
Abstract
A multilevel logic optimization technique is presented that is a generalization of redundancy removal and Boolean resubstitution. The network is optimized through iterative addition and deletion of redundant connections. With the use of the connection fault model, the problem of identifying connections that can be made without affecting the network's functionality is converted into the problem of identifying redundant connection faults. Efficient test generation algorithms can thus be applied directly. Techniques that can efficiently locate redundant wires and/or nodes after adding a redundant wire are also proposed. Experiment results on MCNC benchmark circuits show that, on average, a 16% reduction in gate count and a 20% reduction in connection count can be achieved at a low computational cost. The suggested technique can also be applied for timing optimization.Keywords
This publication has 10 references indexed in Scilit:
- Multi-level logic optimization using binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance enhancements in BOLD using 'implications'Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Boolean resubstitution with permissible functions and binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Global flow optimization in automatic logic designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- On removing redundancy in sequential circuitsPublished by Association for Computing Machinery (ACM) ,1991
- A depth-decreasing heuristic for combinational logicPublished by Association for Computing Machinery (ACM) ,1990
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- Multi-level logic minimization using implicit don't caresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987