A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Two circuit schemes for reducing power dissipation are proposed. The first is a current-mode latch sense amplifier that achieves power reduction without degradation of the access speed compared with conventional current-mirror sense amplifier operation. The other is a static power saving input buffer (SPSIB) for reducing static power. These circuits are applied to 512-kb high-speed SRAMs, and the efficiencies are simulated by SPICE simulations. The current-mode latch sense amplifier effectively reduces the power, and the SPSIB reduces current in the interface circuit.<>Keywords
This publication has 3 references indexed in Scilit:
- A 0.5-W 64-kilobyte snoopy cache memory with pseudo two-port operationIEEE Journal of Solid-State Circuits, 1991
- Two novel power-down circuits on the 1Mb CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 20ns 64K CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984