Efficient memory access checking
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 566-575
- https://doi.org/10.1109/ftcs.1993.627359
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- A study of time-redundant fault tolerance techniques for high-performance pipelined computersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdogPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Alpha architecture and first implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exploiting instruction-level resource parallelism for transparent, integrated control-flow monitoringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Software defects and their impact on system availability-a study of field failures in operating systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of transient gate-level faults on program behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarksPublished by Association for Computing Machinery (ACM) ,1991
- Control-flow checking using watchdog assists and extended-precision checksumsIEEE Transactions on Computers, 1990
- A Locally Correctable B-Tree ImplementationThe Computer Journal, 1986
- Redundancy in Data Structures: Improving Software Fault ToleranceIEEE Transactions on Software Engineering, 1980