The first IA-64 microprocessor: a design for highly-parallel execution

This publication has 2 references indexed in Scilit:

• A 0.35 μm CMOS 3-880 MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Skew-tolerant domino circuits
  IEEE Journal of Solid-State Circuits, 1997