167 MHz radix-8 divide and square root using overlapped radix-2 stages
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
UltraSPARC's IEEE-754 compliant floating point divide and square root implementation is presented. Three overlapping stages of SRT radix-2 quotient selection logic enable an effective radix-8 calculation at 167 MHz while only a single radix-2 quotient selection logic delay is seen in the critical path. Speculative partial remainder and quotient calculation in the main datapath also improves cycle time. The quotient selection logic is slightly modified to prevent the formation of a negative partial remainder for exact results. This saves latency and hardware as the partial remainder no longer needs to be restored before calculating the sticky bit for rounding.Keywords
This publication has 11 references indexed in Scilit:
- A fast and flexible performance simulator for micro-architecture trade-off analysis on UltraSPARC-IPublished by Association for Computing Machinery (ACM) ,1995
- On-the-fly rounding (computing arithmetic)IEEE Transactions on Computers, 1992
- Radix-4 square rot without initial PLAIEEE Transactions on Computers, 1990
- On the implementation of shifters, multipliers, and dividers in VLSI floating point unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Balanced delay trees and combinatorial division in VLSIIEEE Journal of Solid-State Circuits, 1986
- Square-Rooting Algorithms for High-Speed Digital CircuitsIEEE Transactions on Computers, 1985
- Radix 16 SRT dividers with overlapped quotient selection stages: A 225 nanosecond double precision divider for the S-1 Mark IIBPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Square-root algorithms for high-speed digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A New Class of Digital Division MethodsIRE Transactions on Electronic Computers, 1958
- TECHNIQUES OF MULTIPLICATION AND DIVISION FOR AUTOMATIC BINARY COMPUTERSThe Quarterly Journal of Mechanics and Applied Mathematics, 1958