Design for testability of a modular, mixed signal family of VLSI devices
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 797-804
- https://doi.org/10.1109/test.1993.470622
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- A proposed standard test bus and boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detection of catastrophic faults in analog integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Multiple-fault location of analog circuitsIEEE Transactions on Circuits and Systems, 1981
- Simplified ATPG and analog fault location via a clustering and separability techniqueIEEE Transactions on Circuits and Systems, 1979