Scalable architectures for integrated traffic shaping and link scheduling in high-speed ATM switches
- 1 June 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 15 (5) , 938-950
- https://doi.org/10.1109/49.594854
Abstract
No abstract availableThis publication has 28 references indexed in Scilit:
- Hierarchical packet fair queueing algorithmsACM SIGCOMM Computer Communication Review, 1996
- Link-sharing and resource management models for packet networksIEEE/ACM Transactions on Networking, 1995
- A generalized processor sharing approach to flow control in integrated services networks: the multiple node caseIEEE/ACM Transactions on Networking, 1994
- Virtual spacing for flexible traffic controlInternational Journal of Communication Systems, 1994
- A shared‐memory virtual channel queue for ATM broadband terminal adaptorsInternational Journal of Communication Systems, 1992
- Comparison of rate-based service disciplinesACM SIGCOMM Computer Communication Review, 1991
- A novel architecture for queue management in the ATM networkIEEE Journal on Selected Areas in Communications, 1991
- A simulation study of fair queueing and policy enforcementACM SIGCOMM Computer Communication Review, 1990
- Fast packet switch architectures for broadband integrated services digital networksProceedings of the IEEE, 1990
- Calendar queues: a fast 0(1) priority queue implementation for the simulation event set problemCommunications of the ACM, 1988