Fully automatic verification and error detection for parameterized iterative sequential circuits
- 1 January 1996
- book chapter
- Published by Springer Nature
- p. 258-277
- https://doi.org/10.1007/3-540-61042-1_49
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Formal verification of characteristic propertiesPublished by Springer Nature ,1995
- An automatic generalization method for the inductive proof of replicated and parallel architecturesPublished by Springer Nature ,1995
- Hardware verification using monadic second-order logicPublished by Springer Nature ,1995
- Distinguishing formulas for freePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A METHODOLOGY FOR PROVING CORRECTNESS OF PARAMETERIZED HARDWARE MODULES IN HOLPublished by Elsevier ,1991
- Automata on Infinite ObjectsPublished by Elsevier ,1990
- Microprocessor design verificationJournal of Automated Reasoning, 1989
- Reasoning about networks with many identical finite state processesInformation and Computation, 1989
- A structural induction theorem for processesPublished by Association for Computing Machinery (ACM) ,1989
- Expressing interesting properties of programs in propositional temporal logicPublished by Association for Computing Machinery (ACM) ,1986