An automatic generalization method for the inductive proof of replicated and parallel architectures

This publication has 12 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• VHDL Description and Formal Verification of Systolic Multipliers
  Published by Elsevier ,1993
• Prevail-DM: a framework-based environment for formal hardware verification
  Published by Elsevier ,1993
• Formal verification of VHDL descriptions in the Prevail environment
  IEEE Design & Test of Computers, 1992
• On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
  IEEE Transactions on Computers, 1991
• Using BDDs to verify multipliers
  Published by Association for Computing Machinery (ACM) ,1991
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Mechanizing structural induction part II: Strategies
  Theoretical Computer Science, 1979
• Knowledge and reasoning in program synthesis
  Artificial Intelligence, 1975