Interface timing verification with delay correlation using constraint logic programming
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Algorithms for interface timing verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Specification and analysis of timing constraints in signal transition graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Retargetable Self-Test Program Generation Using Constraint Logic ProgrammingProceedings of the 39th conference on Design automation - DAC '02, 1995
- Constraint logic programming: a surveyThe Journal of Logic Programming, 1994
- Statistical timing analysis of combinational logic circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Integrating Behavior and Timing in Executable SpecificationsPublished by Elsevier ,1993
- Consistency and satisfiability of waveform timing specificationsNetworks, 1991
- An introduction to Prolog IIICommunications of the ACM, 1990
- Consistency in networks of relationsArtificial Intelligence, 1977
- Networks of constraints: Fundamental properties and applications to picture processingInformation Sciences, 1974