Synthesis of multiple bus/functional unit architectures implementing neural networks
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 174-178
- https://doi.org/10.1109/iccd.1992.276243
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Digital VLSI architectures for neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architectural synthesis for digital neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analog CMOS implementation of a multilayer perceptron with nonlinear synapsesIEEE Transactions on Neural Networks, 1992
- An integrated CAD system for algorithm-specific IC designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- The creation of Delta: a new concept in ANS processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988