A monolithic high-speed sample-and-hold amplifier for digital audio
- 1 December 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 18 (6) , 716-722
- https://doi.org/10.1109/JSSC.1983.1052022
Abstract
A monolithic high-speed sample-and-hold amplifier is described which has an acquisition time of 1.5 /spl mu/s to 0.001% for a 10-V step and an aperture uncertainty of less than 0.5 ns. Distortion is 0.001% over the audio band, while in an A/D and D/A converter loop a signal-to-noise ratio better than 90 dB is measured. Chip size is 1.5/spl times/2.5 mm/SUP 2/.Keywords
This publication has 3 references indexed in Scilit:
- A precision FET-less sample-and-hold with high charge-to-droop current ratioIEEE Journal of Solid-State Circuits, 1978
- A wide-band monolithic instrumentation amplifier [application of voltage-current convertor]IEEE Journal of Solid-State Circuits, 1975
- The monolithic op amp: a tutorial studyIEEE Journal of Solid-State Circuits, 1974