Architecture and implementation of a highly parallel single-chip video DSP
- 1 June 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems for Video Technology
- Vol. 2 (2) , 207-220
- https://doi.org/10.1109/76.143420
Abstract
The architecture of a single-chip video DSP capable of attaining a maximum performance of 300-MOPS (mega operations per second) using 0.8-μm CMOS technology is described. The DSP is designed for the many applications regarding p×64 kb/s single-board video codecs based on DSPs that have roughly ten times the performance of conventional DSPs. Highly parallel architectures that allow four pipelined processing units to be integrated into one chip are studied extensively. The authors consider data path configurations, program sequencing control, and microinstructions that effectively support multiple pipeline processing. A prototype DSP is fabricated using 0.8-μm CMOS technology, and some performance evaluations are presentedKeywords
This publication has 8 references indexed in Scilit:
- An Organized Firmware Verification Environment for the Programmable Image DSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A BiCMOS channelless masterslice with on-chip voltage converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 300-MOPS Video Signal Processor With A Parallel ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A highly-parallel single-chip DSP architecture for video signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Single board video codec for ISDN visual telephonePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 24-b 50-ns digital image signal processorIEEE Journal of Solid-State Circuits, 1990
- A real-time video signal processor suitable for motion picture coding applicationsIEEE Transactions on Circuits and Systems, 1989
- A generator for high-density macrocells with hierarchical structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989