Macro-based hardware compilation of Java/sup TM/ bytecodes into a dynamic reconfigurable computing system
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- WASMII: a data driven computer on a virtual hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal temporal partitioning and synthesis for reconfigurable architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Temporal partitioning and scheduling for reconfigurable computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Seeking solutions in configurable computingComputer, 1997
- Hardware/software co-designProceedings of the IEEE, 1997
- Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling systemIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Processor reconfiguration through instruction-set metamorphosisComputer, 1993
- High — Level SynthesisPublished by Springer Nature ,1992
- The program dependence graph and its use in optimizationACM Transactions on Programming Languages and Systems, 1987